ABSTRACT We propose and demonstrate Ga 2 O 3 metal-oxide-semiconductor field-effect transistors (MOSFETs) on a high thermal conductivity AlN/Si substrate to improve the heat dissipation capability and keep their cost-effectiveness. Owing to the optimized source/drain contact and Al 2 O 3 /Ga 2 O 3 interface, a drain current of 580 mA/mm and peak intrinsic transconductance G m,int of 35.5 mS/mm were achieved, which are among the highest for all the reported top-gate Ga 2 O 3 MOSFETs. A peak mobility of 82.9 cm 2 /V·s, a high saturation velocity v sat of 1.1 × 10 7 cm/s, and a low interface trap density of 1.1 × 10 12 cm −2 eV −1 are also obtained. Pulse measurement reveals the good heat dissipation capability of the AlN/Si substrate. A three terminal off-state breakdown voltage V br of 118 V, a small specific on resistance R on,sp of 1.44 m ·cm 2 , and power figure-of-merit of 9.7 MW/cm 2 are achieved in a device with L GD of 1.14 μm. These excellent results indicate the great potential of Ga 2 O 3 MOSFETs on AlN/Si substrate for future power electronics applications.
I. INTRODUCTION
During recent years, gallium oxide (Ga 2 O 3 ) has attracted great attention for promising applications in the next generation power electronics systems, due to its ultra-wide bandgap of 4.8 eV and a corresponding high critical electric field (E C ) up to 8 MV/cm [1] . The Baliga's figure of merit (BFOM) for Ga 2 O 3 is expected to be around 4 times of GaN and 10 times of 4H-SiC [1] . Ga 2 O 3 power devices with excellent performance have already been demonstrated with bulk Ga 2 O 3 substrates [2] - [8] .
However, the thermal conductivity (κ) of Ga 2 O 3 is only 0.1-0.3 W/(cm·K), which will cause severe self-heating effect (SHE) and limits the electrical performance for the devices with a native Ga 2 O 3 substrate. Engineering the substrate of Ga 2 O 3 power devices is highly desired to assist in heat dissipation and address this SHE issue. Substrates such as sapphire [9] , h-BN/sapphire [10] , SiC [11] , and diamond [12] have been proposed to help the heat dissipation in the Ga 2 O 3 power metal-oxide-semiconductor field-effect transistors (MOSFETs). However, the κ value for sapphire is only 0.4 W/(cm·K), which is still low and could not satisfactorily solve the heat dissipation problem. SiC and diamond have much higher κ values. However, the critical electric field of SiC is only 2.5 MV/cm [1] which could hinder the high power performance of Ga 2 O 3 MOSFETs due to the substrate breakdown. Diamond is not cost effective and the large size diamond wafer is still not available.
To realize high performance Ga 2 O 3 MOSFETs while keeping the devices' cost-effectiveness, in this paper, Ga 2 O 3 MOSFETs on an AlN/Si substrate are proposed to help the heat dissipation. AlN has a much higher κ than sapphire and a wide bandgap of 6.2 eV to serve as a highly thermally conducting and electrically-insulating layer. Si substrate also has a high κ value and the advantage of low-cost. To verify the idea, Ga 2 O 3 MOSFETs were fabricated on an AlN/Si substrate using a mechanical exfoliation technique. The good heat dissipation capability of AlN/Si substrate was observed by both TCAD simulation and pulse measurement. Excellent to the AlN/Si substrate. Source/drain (S/D) region was patterned and treated in Ar plasma to improve the S/D Ohmic contact. Ti/Al/Ni (20/50/50 nm) metal stack was deposited and annealed at 400 • C in N 2 ambient for 30 s. 15 nm Al 2 O 3 was then deposited using ALD and Ti/Ni metal stack was used as the gate metal. The SEM image in Fig. 2(b) shows one fabricated device on AlN/Si substrate. HRTEM was also done along the line AA' in Fig. 2(b) . The layer stack at the channel region is shown in Fig. 2(c) . Fig. 2(d) shows the single crystalline Ga 2 O 3 channel and flat Ga 2 O 3 /AlN interface. A rough Ti/Ga 2 O 3 interface at S/D is shown in Fig. 2(e) , and is a result of Ar bombardment and Ti-Ga 2 O 3 reaction in S/D formation step. Donor-type defects such as oxygen vacancies could exist and help the formation of good Ohmic contact. Fig. 3(a) shows the DC transfer characteristics of a Ga 2 O 3 MOSFET on AlN/Si substrate at V D of 5 V and 15 V. The Ga 2 O 3 channel thickness, L GD , L G , and L GS are 100 nm, 1 µm, 0.8 µm, and 0.7 µm, respectively. A high I on /I off ratio of 9 orders was observed. Threshold voltage was extracted to be −9 V. The extrinsic transconductance G m,ext versus gate voltage V G is shown in Fig. 3(b) . A peak G m,ext of 30 mS/mm was achieved by this device at V D of 15 V. The sum of source resistance (R S ) and drain resistance (R D ) was extracted to be 10.4 ·mm by the extrapolation of the total resistance (R Total ) versus V G curve (obtained from the I D −V G data) and derived at very large V G . A peak intrinsic G m,int of 35.5 mS/mm was obtained after correcting the source resistance R S (R S and R D were treated equal since L GD and L GS are similar) using
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where V D,int is the intrinsic drain voltage after R SD correction, W G is the gate width, and Q s is the channel charge density [14] . As the experimental capacitance cannot be measured accurately due to the small dimension of the Ga 2 O 3 devices, the following equations are used for the estimation of Q s . Since the depleted Ga 2 O 3 layer can contribute to Q s , Q s was obtained from [14] :
where A is gate area, C G , C ox , and C s are gate-to-channel, oxide, and active channel capacitances, respectively. C ox is calculated to be 5.3×10 −7 F/cm 2 . The depletion width under different gate bias was calculated with the consideration of interface charges and then used for the extraction of C S . A peak μ eff of 82.9 cm 2 /(V·s) was achieved and is among the highest reported values [9] , [15] . The output characteristics of the Ga 2 O 3 MOSFET on AlN/Si substrate is shown in Fig. 3(c) . A maximum drain current I dmax of 580 mA/mm was achieved at V D of 25 V and V G of 6 V, which is much higher than that of the reported top-gate devices either on the other foreign substrates [9] - [11] , [16] - [20] or on Ga 2 O 3 bulk substrate [2] , [3] , [6] , [8] , [15] , [21] , [22] . An onresistance (R on ) of 18.7 ·mm is extracted at V G of 6 V. According to the drift current approximation equation for MOS devices [14] , [23] : A high v sat of 1.1 × 10 7 cm/s is obtained. This is already higher than the theoretical value of Si and close to the theoretical value of Ga 2 O 3 [1] . Subthreshold swing (SS) was extracted for the same device and shown in Fig. 3(d) . Smallest SS of 80 mV/decade was achieved and SS value less than 100 mV/decade was maintained over two orders of I D . A low interface trap density (D it ) of 1.1 × 10 12 cm −2 eV −1 was calculated from the SS using the following equation
where q is elementary charge, k b is the Boltzmann constant, and T is temperature. The obtained D it value is among the lowest in previous reports for Ga 2 O 3 devices [9] , [22] , [24] , and shows the excellent Al a "cold" quiescent point of (V Gq , V Dq ) = (0, 0) V and compared with the DC data [25] . A pulse width of 1 μs and a duty cycle of 0.1% were used. The pulsed and DC I D -V D curves of one device on AlN/Si substrate are plotted in Fig. 4(a) Fig. 5(a) ]. Breakdown voltage V br of 118 V defined at the current density of 1 mA/mm was achieved. I off was dominated by the drain leakage with the gate leakage being 2 orders lower. Destructive breakdown should occur between source and drain in the Ga 2 O 3 flake. The device was burned at 160 V, indicating the avalanche V br is ≥ 160 V. Fig. 5(b) [6] , [8] , [15] , [21] , [22] . Despite the relative low V br , our device achieved a high power figure-of-merit V 2 br /R on,sp of 9.7 MW/cm 2 and its performance is beyond the theoretical limit of Si.
This work successfully demonstrates the high performance Ga 2 O 3 MOSFETs on AlN/Si substrate using exfoliated Ga 2 O 3 flakes. Although the exfoliation approach lacks scalability and is not suitable for mass production, it proves the concept of using AlN/Si substrate to address the thermal issue and cost. The drawbacks of exfoliation can be solved in future by directly growing Ga 2 O 3 on AlN/Si using vapor phase epitaxy [26] or by wafer bonding. A thicker AlN layer can be used to avoid the impact of low critical field of Si on the realization of Ga 2 O 3 devices with a much higher breakdown voltage. This work shows the potential of solving the low κ issue of bulk substrate by transferring Ga 2 O 3 thin films on a high thermal conductive AlN/Si substrate for future high volume production.
IV. CONCLUSION
In conclusion, high performance Ga 2 O 3 MOSFETs were demonstrated on a high thermal conductivity AlN/Si substrate. TCAD simulation shows the effectiveness of AlN/Si substrate on suppressing the SHE in Ga 2 O 3 MOSFETs. Thanks to the good Ohmic contact and interfacial quality, and the suppressed SHE using the AlN/Si substrate, excellent electrical performance were achieved, including high I on of 580 mA/mm, high G m,int of 35.5 mS/mm, peak μ eff of 82.9 cm 2 /V·s, lowest SS of 80 mV/decade, and lowest R on,sp of 1.44 m ·cm 2 . The good thermal conductivity of AlN/Si substrate was also verified by the pulse data. Integration of Ga 2 O 3 power devices on high thermal conductive AlN/Si substrate is promising to ultimately address the low κ issue of Ga 2 O 3 for future low cost power electronics applications.
